Su Su Tii	bject me: 0	GUJARAT TECHNOLOGICAL UNIVERSITY M. E SEMESTER – II • EXAMINATION – SUMMER • 2014 code: 1724202 Date: 18-06-2014 Name: Testing and Verification of VLSI Design 2:30 pm - 05:00 pm Total Marks: 70	
Ins	2.	ons: Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
Q.1	(a) (b)	Explain the importance of verification. What are the different types of coverage? Explain each with necessary examples.	07 07
Q.2	(a) (b)	Discuss verification versus testing. Discuss on Problems for Design Reuse? OR	07 07
	(b)	Give the comparison between third party model and hardware modeler.	07
Q.3	(a) (b)	Explain the scan based testing. Explain the TYPE I and TYPE II mistake with reference to verification. OR	07 07
Q.3	(a)	What is the use of wave form viewer? What are the limitations of wave form viewer?	07
	(b)	With suitable example explain the single stuck-at fault theory.	07
Q.4	(a) (b)	Describe the Test bench generation process. Explain the following terms. I. Testability. II. Controllability. III. Observability. OR	07 07
Q.4	(a)	Implement the two input NAND gate with CMOS inverter and find out the	07
	(b)	complete test vector set for all the transistors are stuck open or stuck short. What is the difference between online BIST and Offline BIST.? Explain the ATPG in brief.	07
Q.5	(a) (b)	Discuss on VLSI technology trend õIncreasing transistor Densityö. Explain the conflicting requirements of go/no-go testing. OR	07 07
Q.5	(a) (b)	Explain the Cycle-Free Circuits with example. Explain Bridging Faults and State Coupling Faults.	07 07
