

**GUJARAT TECHNOLOGICAL UNIVERSITY****M. E. - SEMESTER – II • EXAMINATION – SUMMER • 2014****Subject code: 1724205****Date: 23-06-2014****Subject Name: Analog and Mixed Signal VLSI Design****Time: 02:30 pm - 05:00 pm****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

- |            |  |           |
|------------|--|-----------|
| <b>Q.1</b> | (a) Explain basic of MOS model in Details.   | <b>07</b> |
|            | (b) What is Analog and Mixed Signal VLSI, Give some examples of it mixed signal Design.  | <b>07</b> |
| <b>Q.2</b> | (a) Explain MOSFET-Only Voltage Divider.   | <b>07</b> |
|            | (b) Using the small signal diagram derive the voltage gain and -3dB frequency of Active pMOS load inverter   | <b>07</b> |
|            | <b>OR</b>  |           |
|            | (b) What are the main Analog issues in CMOS Technology?  | <b>07</b> |
| <b>Q.3</b> | (a) Explain Diode Reference Self Biasing.  | <b>07</b> |
|            | (b) Discuss layout techniques for improving matching of the device used as current mirror.   | <b>07</b> |
|            | <b>OR</b>  |           |
| <b>Q.3</b> | (a) Discuss Phased Frequency Detector in details.  | <b>07</b> |
|            | (b) Explain Wilson Current Mirror.   | <b>07</b> |
| <b>Q.4</b> | (a) Draw small signal equivalent of a cascode amplifier and derive small signal gain and Rout formula for the circuit.   | <b>07</b> |
|            | (b) What is the difference between PLL and DPLL? What is the need of a $\phi$ Phase detector in a DPLL?  | <b>07</b> |
|            | <b>OR</b>  |           |
| <b>Q.4</b> | (a) Draw the block diagram of Random Access Memory. Also discuss DRAM and SRAM memory cell.  | <b>07</b> |
|            | (b) What care must be taken while drawing a layout? Why analog matching is important in analog design? Discuss concept of device folding used for layout in Analog Design. | <b>07</b> |
| <b>Q.5</b> | (a) In 3bit DAC if $V_{ref} = 2V$ , then find the value of LSB, MSB and respective analog values for input digital values.   | <b>07</b> |
|            | (b) Explain ADC in detail with one example.  | <b>07</b> |
|            | <b>OR</b>  |           |
| <b>Q.5</b> | (a) Define Following Specification of ADC<br>(i) Missing Codes (ii) Offset and Gain Errors (iii) INL (iv) DNL (v) SNR  | <b>07</b> |
|            | (b) Explain in detail R-2R DAC Architecture.   | <b>07</b> |

\*\*\*\*\*