

GUJARAT TECHNOLOGICAL UNIVERSITY
M. E. - SEMESTER – I • EXAMINATION – SUMMER • 2014

Subject code: 710412N**Date: 30-06-2014****Subject Name: Digital VLSI Design****Time: 02:30 pm - 05:00 pm****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

- Q.1 (a)** Explain VLSI design flow with necessary diagrams and explain the concepts of regularity, modularity and locality with suitable example. **07**
- (b)** Consider a MOS system with the following parameters: **07**
 $t_{ox} = 200 \text{ \AA}$, $\bar{\mu}_{GC} = -0.85 \text{ V}$, $NA = 2 \times 10^{15} \text{ cm}^{-3}$, $Q_{ox} = q \times 2 \times 10^{11} \text{ C/cm}^2$
 1) Determine the threshold voltage V_t under zero bias at room temperature ($T = 300 \text{ }^\circ\text{K}$). Note that $\bar{\phi}_s = 3.97 \text{ V}$ and $\bar{\phi}_f = 11.7 \text{ V}$.
 2) Determine the type (p-type or n-type) and amount of implant required to change the threshold voltage to 0.8 V .
- Q.2 (a)** Draw energy band diagram of the combined MOS system. Explain MOS system under different external bias voltage with energy band diagram. **07**
- (b)** Write detail note on layout design rules for MOSFET **07**
- OR**
- (b)** Discuss Short channel effect in MOSFET with diagram. **07**
- Q.3 (a)** Find out the equation of critical voltages for Noise Margin for the resistive-load n-channel MOSFET inverter circuit **07**
- (b)** Calculate critical voltages $V_{OL}, V_{OH}, V_{IL}, V_{IH}$ of a depletion-load NMOS inverter: **07**
 $V_{T0} = 1 \text{ V}$ (enhancement-type), $V_{T0} = -3 \text{ V}$ (depletion-type), $\gamma = 0.4 \text{ V}^{1/2}$,
 $\bar{\mu}_F = -0.3 \text{ V}$, $V_{DD} = 5 \text{ V}$, $(W/L)_{\text{driver}} = 2$, $(W/L)_{\text{load}} = 1/3$.
 $K_{n,\text{driver}} = k_n$, $k_{\text{load}} = 25 \mu\text{A/V}^2$
- OR**
- Q.3 (a)** Derive the expression of a threshold voltage for n-channel MOSFET. **07**
- (b)** Design a resistive-load inverter with $R = 1 \text{ k}\Omega$, such that $V_{OL} = 0.6 \text{ V}$. **07**
 The enhancement-type nMOS driver transistor has the following parameters:
 $V_{DD} = 5.0 \text{ V}$, $V_{t0} = 1.0 \text{ V}$, $\gamma = 0.2 \text{ V}^{1/2}$, $\lambda = 0$, $\mu_n C_{ox} = 22 \mu\text{A/V}^2$
 (a) Determine the required aspect ratio, W/L .
 (b) Determine V_{IL} and V_{IH} .
 (c) Determine the noise margins.
- Q.4 (a)** Calculate the delay time for CMOS inverter during its low to High transition. **07**
- (b)** $\mu_n C_{ox} = 120 \mu\text{A/V}^2$, $\mu_p C_{ox} = 30 \mu\text{A/V}^2$, $L = 0.6 \mu\text{m}$ for both NMOS and PMOS devices $V_{T0,n} = 0.8 \text{ V}$, $V_{T0,p} = -1.0 \text{ V}$, $W_{\min} = 1.2 \mu\text{m}$. **07**
 Design a CMOS inverter by determining the channel widths W_n and W_p of the NMOS and pmos transistors to meet the following performance specification.
 ➤ $V_{th} = 1.5 \text{ V}$ for $V_{DD} = 3 \text{ V}$.
 ➤ Propagation delay times $t_{PHL} \leq 0.2 \text{ ns}$ and $t_{PLH} \leq 0.15 \text{ ns}$.
 ➤ A falling delay of 0.35 ns for an output transition from 2 V to 0.5 V assuming a combined output load capacitance of 300 fF and ideal step input.

OR

- Q.4 (a)** Write short note on CMOS NOR2 Gate. Explain its usefulness **07**
- (b)** Draw the circuit diagram of CMOS implementation of D-latch along with the simplified view. Also explain the timing diagram of it. **07**
- Q.5 (a)** Discuss cascading problem in dynamic CMOS logic circuit with appropriate diagram. **07**
- (b)** Explain SR Latch circuit using CMOS NAND2 gates. **07**
- OR**
- Q.5 (a)** Answer the following questions
- (1) Realized following Boolean equation using CMOS transmission gates **03**
 $F = AB + A\bar{C} + AB\bar{C}$.
- (2) Draw Six-transistor CMOS transmission gate implementation of the XOR function. **02**
- (3) Draw two input Multiplexer circuit implementation using CMOS transmission gate. **02**
- (b)** Explain NORA CMOS logic circuits with example. **07**
