Seat No.:	Enrolment No
-----------	--------------

## GUJARAT TECHNOLOGICAL UNIVERSITY

ME - SEMESTER-IV • EXAMINATION – SUMMER 2013

	•	t Code: 742601 Date: 14-05-2013	
Ti	_	t Name: VLSI Test Principles and Architectures 10.30 am - 01.00 pm Total Marks: 70	
IIIs	1. 2. 3.	. Attempt all questions Make suitable assumptions wherever necessary.	
Q.1	(a) (b)	Explain various bridging fault models.  Define or briefly explain following terms:1.Reliability 2.Repair time 3.Rule of ten 4.Pattern sensitivity fault 5.Coupling fault 6.Delay fault 7.Exhaustive testing	07 07
Q.2	(a)	Draw Edge triggered muxed D scan cell design and explain its operation with help of waveforms.	07
	<b>(b)</b>	Discuss probability based testability analysis and determine probility based measures for 3 input OR gate.	07
	(b)	OR Draw and explain Enhanced Scan Architecture.	07
Q.3	(a)	Explain the equation of fault list propagation in deductive fault simulation with example.	07
	<b>(b)</b>	Define Hazard. List out different type of Hazard. How would you detect hazard? Explain in detail with one example circuit.  OR	07
Q.3	(a) (b)	Discuss the two pass event driven simulation. Explain in detail.  Discuss the Transport Delay, Inertial Delay and wire delay in detail	07 07
Q.4	(a)	Why 5 value logic is insufficient in sequential circuit testing? Explain with the example the need for 9 value logic.	07
	<b>(b)</b>	Classify Path delay faults.  OR	07
Q.4	(a)	Explain boolean difference method for finding test vector with the help of example.	07
	<b>(b)</b>	Explain D Algorithm with the help of example.	07
Q.5	(a) (b)	Discuss serial signature analysis in detail List out different technique of test pattern generation. Explain any one in detail.  OR	07 07
Q.5	(a) (b)	List out the BIST design rules. Discuss in brief. Explain the Single-capture clocking scheme to test multiple clock domain.	07 07

\*\*\*\*\*\*